

Data sheet acquired from Harris Semiconductor

CMOS


Quad Clocked "D" Latch

High-Voltage Types (20-Volt Rating)

■ CD4042B types contain four latch circuits, each strobed by a common clock. Complementary buffered outputs are available from each circuit. The impedance of the n- and p-channel output devices is balanced and all outputs are electrically identical.

Information present at the data input is transferred to outputs Q and Q during the CLOCK level which is programmed by the POLARITY input. For POLARITY = 0 the transfer occurs during the 0 CLOCK level and for POLARITY = 1 the transfer occurs during the 1 CLOCK level. The outputs follow the data input providing the CLOCK and POLARITY levels defined above are present. When a CLOCK transition occurs (positive for POLARITY = 0 and negative for POLARITY = 1) the information present at the input during the CLOCK transition is retained at the outputs until an opposite CLOCK transition occurs.

The CD4042B types are supplied in 16-lead hermetic dual-in-line ceramic packages (D and F suffixes); 16-lead dual-in-line plastic package (E suffix), and in chip form (H suffix).



CLOCK	POLARITY	Ω
0	0	D
	0	LATCH
1	1	D
	1	LATCH

Fig. 1 - Logic block diagram and truth table.

CD4042B Types

Features:

- Clock polarity control
 Q and Q outputs
- Common clock
- Low power TTL compatible
- Standardized symmetrical output characteristics
- 100% tested for quiescent current at 20 V
- Maximum input current of 1 µA at 18 V over full package-temperature range; 100 nA at 18 V and 25°C
- 5-V, 10-V, and 15-V parametric ratings
- Noise margin (over full package temperature range):


1 V at V_{DD} = 5 V


2 V at V_{DD} = 10 V 2.5 V at V_{DD} = 15 V

■ Meets all requirements of JEDEC Tentative Standard No. 13B, "Standard Specifications for Description of 'B' Series CMOS Devices"

Applications:

- Buffer storage
- Holding register
- General digital logic





TERMINAL ASSIGNMENT

STATIC ELECTRICAL CHARACTERISTICS

CHARAC- TERISTIC	CONDITIONS			LIMITS AT INDICATED TEMPERATURES (°C)						UNITS	
	(A)	V _{IN} (V)	V _{DD} (V)	-55	-40	+85	+125	Min.	Тур.	Max.	
Quiescent	_	0,5	5	1	1	30	30		0.02	1	
Device	_	0,10	10	2	2	60	60		0.02	2	μА
Current	-	0,15	15	4	4	120	120		0.02	4	μ^
I _{DD} Max.		0,20	20	20	20	600	600		0.04	20	
Output Low (Sink)	0.4	0,5	5	0.64	0.61	0.42	0.36	0.51	1	_	
Current,	0.5	0,10	10	1.6	1.5	1.1	0.9	1.3	2.6		
IOL Min.	1.5	0,15	15	4.2	4	2.8	2.4	3.4	6.8	_	
Output High	4.6	0.5	5	-0.64	-0.61	-0.42	1		-1	_	mA
(Source)	2.5	0,5	5	-2	-1.8	-1.3	-1.15	-1.6	-3.2	_	1 1
Current,	9.5	0,10	10	-1.6	-1.5	-1.1	-0.9	-1.3	-2.6	. —	1
I _{OH} Min.	13.5	0,15	15	-4.2	-4	-2.8	-2.4	-3.4	6.8	-	
Output Volt-	_	0,5	5		0.0	 15	. :	_	0	0.05	
age: Low-Level,		0,10	10		0.0				0	0.05	i
VOL Max.		0,15	15		0.0		i ja e	— ,,,	0	0.05	V
Output Voltage:	_	0,5	5		4.9	95	· · ·	4.95	5	1	ľ
High-Level,		0,10	10	7.1	9.9			9.95	10	_	1
V _{OH} Min.		0,15	15		14.			14.95	15	_	1
Input Low	0.5,4.5	_	5		1.	5		-	_	1.5	
Voltage,	1,9	_	10			3		-	_	3	
VIL Max.	1.5,13.5	-	15		4			-		4	v
Input High	0.5,4.5	_	5			5		3.5	,	_	*
Voltage,	1,9		10					7	-	-	
VIH Min.	1.5,13.5	_	15		1	1		11	_	_	
Input Current, I _{IN} Max.	_	0,18	18	±0.1	±0.1	±1	±1	-	±10 ⁻⁵	±0.1	μΑ

CD4042B Types

MAXIMUM RATINGS, Absolute-Maximum Values:	
DC SUPPLY-VOLTAGE RANGE, (VDD)	
Voltages referenced to VSS Terminal)	0.5V to +20V
INPUT VOLTAGE RANGE, ALL INPUTS	0.5V to Vnn +0.5V
DC INPUT CURRENT, ANY ONE INPUT	±10mA
POWER DISSIPATION PER PACKAGE (PD):	
For T _A = -55°C to +100°C	500mW
For T _A = +100°C to +125°C. DEVICE DISSIPATION PER OUTPUT TRANSISTOR	Derate Linearity at 12mW/°C to 200mW
FOR TA = FULL PACKAGE-TEMPERATURE RANGE (All Package	Types)
OPERATING-TEMPERATURE RANGE (TA)	
STORAGE TEMPERATURE RANGE (Tstg)	
At distance $1/16 \pm 1/32$ inch $(1.59 \pm 0.79$ mm) from case for 10s m	ay

RECOMMENDED OPERATING CONDITIONS at $T_A = 25^{\circ}C$, Except as Noted. For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	V _{DD}	LIM	UNITS		
	(V)	Min.	Max.	1	
Supply-Voltage Range (For TA≃Full Package Temperature Range)	_	3	18	V	
	5	200	_		
Clock Pulse Width, tw	10	100	–	ns	
	15	60	-	1	
	5	50			
Setup Time, t _S	10	30	_	ns	
	15	25			
	5	120	_		
Hold Time, tH	10	60		ns	
	15	50	_		
Clock Rise or Fall Time: t _r , t _f	5,10 15	Not rise or fall time sensitive.		μS	




Fig. 5 — Minimum output high (source) current characteristics.




Fig. 6 - Typical propagation delay time vs. load capacitance—data to Q.




Fig. 2 – Typical output low (sink) current characteristics.




Fig. 3 — Minimum output low (sink) current characteristics.




Fig. 4 — Typical output high (source) current characteristics.




Fig. 7 — Typical propagation delay time vs. load capacitance—data to $\overline{\Omega}$.

CD4042B Types

DYNAMIC ELECTRICAL CHARACTERISTICS at T_A = 25°C; Input t_f , t_f = 20 ns, C_L = 50 pF, R_L = 200 K Ω

CHARACTERISTIC	V _{DD}	LIM	UNITS		
	(0)	Тур.	Max.	<u> </u>	
Propagation Delay	5	110	220		
Time: tpHL, tpLH	10	55	110	ns	
Data In to Q	15	40	80		
	. 5	150	300		
Data In to Q	10	75	150	ns	
	15	50	100		
ſ	5	225	450		
Clock to Q	10	100	200	ns	
	15	80	160		
- ·	5	250	500		
Clock to Q	10	115	230	ns	
	15	90	180		
Transition	5	100	200		
Time: tTHL, tTLH	10	50	100	ns	
······································	15	40	80		
Minimum Clock	5	100	200		
Pulse Width, tw	10	50	100	ns	
	15	30	60		
	5	60	120		
Minimum Hold Time, tH	10	30	60	ns	
	15	25	50		
Minimum Setup	5	0	50		
Time, ts	10	0	30	ns	
rine, ts	15	0	25		
Clock Input Rise or Fall	5,10	Not ris	or fall		
Time: t _r , t _f	15	time sensitive.		μS	
Input Capacitance, CIN		5	7.5	ρF	
Polarity Input		5	/.5		
All Other Inputs	_	7.5	15	pF	




Fig. 8 - Typical propagation delay time vs. load capacitance-clock to Q





Fig. 9 — Typical propagation delay time vs. load capacitance—clock to \overline{Q} .



NOTES: 1. FOR POSITIVE CLOCK EDGE, INPUT DATA IS LATCHED WHEN POLARITY IS LOW.

2. FOR NEGATIVE CLOCK EDGE, INPUT DATA IS LATCHED WHEN POLARITY IS NIGH.

92CS-27630 Fig. 12 – Dynamic test parameters.




Fig. 10 – Typical power dissipation vs. fraquency.




Fig. 13 - Quiescent device current test circuit,




Fig. 11 — Typical transition time vs. load capacitance.




Fig. 14 - Input voltage test circuit.

CD4042B Types





Fig. 15 \pm Input current test circuit.

Chip Dimensions and Pad Layout



Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils (10^{-3} inch).

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated